FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVM

September 2018
Vol-4, Issue-5
Paper ID: 9111
ISSN: 2395-4396
Downloads: 0

Abstract & Details

Research Area
ELECTRONICS & TELECOMMUNICATION
Keywords
Questa Sim USB 2.0 SV UVM .
Abstract
This paper presents the verification of Universal serial Bus 2.0 using System Verilog- Universal Verification Methodology. At present as technology is increasing rapidly communication have become an important part of digital world. Some of the main features of USB are speed negotiation , data transfer, device detection. Test cases have been written to verify the functionality of the design .All the simulation work have been carried in Mentor Graphics EDA tool Questa Sim.

Author Information

# Name Institute / Affiliation
1 KAMINI JHA Pimpri Chinchwad College of Engineering(PCCOE)
2 AJIT B. PATIL Pimpri Chinchwad College of Engineering(PCCOE)
3 DEEPTI S. KHURGE Pimpri Chinchwad College of Engineering(PCCOE)

How to Cite

Use the following formats to cite this article in your research.

APA Style
JHA, KAMINI, PATIL, AJIT B., & KHURGE, DEEPTI S. (2018). FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVM. International Journal of Advance Research and Innovative Ideas In Education, 4(5), 426-432.
MLA Style
JHA, KAMINI, et al. "FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVM." International Journal of Advance Research and Innovative Ideas In Education, vol. 4, no. 5, 2018, pp. 426-432.
IEEE Style
KAMINI JHA, AJIT B. PATIL, and DEEPTI S. KHURGE, "FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVM," International Journal of Advance Research and Innovative Ideas In Education, vol. 4, no. 5, pp. 426-432, 2018.
Vancouver Style
JHA KAMINI, PATIL AJIT B., KHURGE DEEPTI S.. FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVM. International Journal of Advance Research and Innovative Ideas In Education. 2018;4(5):426-432.
Harvard Style
JHA, KAMINI, PATIL, AJIT B., & KHURGE, DEEPTI S. (2018) 'FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVM', International Journal of Advance Research and Innovative Ideas In Education, 4(5), pp. 426-432.
Chicago Style
JHA, KAMINI, AJIT B. PATIL, and DEEPTI S. KHURGE. "FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVM." International Journal of Advance Research and Innovative Ideas In Education 4, no. 5 (2018): 426-432.
Turabian Style
JHA, KAMINI, AJIT B. PATIL, and DEEPTI S. KHURGE. "FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVM." International Journal of Advance Research and Innovative Ideas In Education 4, no. 5 (2018): 426-432.

Export Citation

Related Research

Design Analysis and Implementation of Two Stage Operational Amplifier
RAJ KESARWANI et al. 2024 Electronics and Communication Engineering
PDF Unavailable
1X3 ROUTER RTL & UVM TESTBENCH
MOHARIL ABOLI et al. 2023 Electronic and Telecommunication (VLSI BASED)
PDF Unavailable
ASIC Implementation Of PULP RISC-V Core
Anirudh Rao M et al. 2022 Electronics and Communication Engineering
PDF Unavailable
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERS
Shankar R et al. 2021 Electronics and Communication Engineering
PDF Unavailable
Metastability Mitigation & Error Masking of Flip-Flop
APARNA et al. 2020 Electronics & Communication
PDF Unavailable
DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL
MEENAKSHI TIWARI 2020 Electronics & Communication Engineering
PDF Unavailable
LVDS Design for High speed Application
Atharvan Boxey et al. 2020 Electronics
PDF Unavailable
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA board
Ms. Pooja Bcahhav et al. 2019 Elctronics and telecommunication engineering
PDF Unavailable
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGY
E.VENU BHAGIRATH et al. 2019 ELECTRONICS AND COMMUNICATION ENGINEERING
PDF Unavailable