DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL
Abstract & Details
Research Area
Electronics & Communication Engineering
Keywords
Current starved VCO
low power
low voltage
power gated inverter
Abstract
From the basic topologies, a new current starved VCO topology is introduced using power gated inverter. A five stage CS VCO is designed and simulated in 180nm CMOS process in Tanner 13.0v. Current starved voltage controlled oscillator is simple ring oscillator consisting of cascaded inverters. Comparative analysis is done in terms of low voltage and low power consumption.
License
This work is licensed under a Creative
Commons
Attribution-ShareAlike 4.0 International License.
Author Information
| # | Name | Institute / Affiliation |
|---|---|---|
| 1 | MEENAKSHI TIWARI | ST. WILFRED'S INSTITUTE OF ENGINEERING & TECHNOLOGY AJMER |
How to Cite
Use the following formats to cite this article in your research.
APA Style
TIWARI, MEENAKSHI (2020). DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL. International Journal of Advance Research and Innovative Ideas In Education, 6(1), 388-393.
MLA Style
TIWARI, MEENAKSHI. "DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL." International Journal of Advance Research and Innovative Ideas In Education, vol. 6, no. 1, 2020, pp. 388-393.
IEEE Style
MEENAKSHI TIWARI, "DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL," International Journal of Advance Research and Innovative Ideas In Education, vol. 6, no. 1, pp. 388-393, 2020.
Vancouver Style
TIWARI MEENAKSHI. DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL. International Journal of Advance Research and Innovative Ideas In Education. 2020;6(1):388-393.
Harvard Style
TIWARI, MEENAKSHI (2020) 'DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL', International Journal of Advance Research and Innovative Ideas In Education, 6(1), pp. 388-393.
Chicago Style
TIWARI, MEENAKSHI. "DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL." International Journal of Advance Research and Innovative Ideas In Education 6, no. 1 (2020): 388-393.
Turabian Style
TIWARI, MEENAKSHI. "DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL." International Journal of Advance Research and Innovative Ideas In Education 6, no. 1 (2020): 388-393.
Related Research
1X3 ROUTER RTL & UVM TESTBENCH
PDF Unavailable
ASIC Implementation Of PULP RISC-V Core
PDF Unavailable
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERS
PDF Unavailable
Metastability Mitigation & Error Masking of Flip-Flop
PDF Unavailable
LVDS Design for High speed Application
PDF Unavailable
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA board
PDF Unavailable
Design and implementation of enhanced sleepy stack with LECTOR technique for low power consumption in CMOS VLSI circuit
PDF Unavailable
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGY
PDF Unavailable
A Review on Dysarthria speech disorder
PDF Unavailable