DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL

January 2020
Vol-6, Issue-1
Paper ID: 11268
ISSN: 2395-4396
Downloads: 0

Abstract & Details

Research Area
Electronics & Communication Engineering
Keywords
Current starved VCO low power low voltage power gated inverter
Abstract
From the basic topologies, a new current starved VCO topology is introduced using power gated inverter. A five stage CS VCO is designed and simulated in 180nm CMOS process in Tanner 13.0v. Current starved voltage controlled oscillator is simple ring oscillator consisting of cascaded inverters. Comparative analysis is done in terms of low voltage and low power consumption.

Author Information

# Name Institute / Affiliation
1 MEENAKSHI TIWARI ST. WILFRED'S INSTITUTE OF ENGINEERING & TECHNOLOGY AJMER

How to Cite

Use the following formats to cite this article in your research.

APA Style
TIWARI, MEENAKSHI (2020). DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL. International Journal of Advance Research and Innovative Ideas In Education, 6(1), 388-393.
MLA Style
TIWARI, MEENAKSHI. "DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL." International Journal of Advance Research and Innovative Ideas In Education, vol. 6, no. 1, 2020, pp. 388-393.
IEEE Style
MEENAKSHI TIWARI, "DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL," International Journal of Advance Research and Innovative Ideas In Education, vol. 6, no. 1, pp. 388-393, 2020.
Vancouver Style
TIWARI MEENAKSHI. DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL. International Journal of Advance Research and Innovative Ideas In Education. 2020;6(1):388-393.
Harvard Style
TIWARI, MEENAKSHI (2020) 'DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL', International Journal of Advance Research and Innovative Ideas In Education, 6(1), pp. 388-393.
Chicago Style
TIWARI, MEENAKSHI. "DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL." International Journal of Advance Research and Innovative Ideas In Education 6, no. 1 (2020): 388-393.
Turabian Style
TIWARI, MEENAKSHI. "DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL." International Journal of Advance Research and Innovative Ideas In Education 6, no. 1 (2020): 388-393.

Export Citation

Related Research

Design Analysis and Implementation of Two Stage Operational Amplifier
RAJ KESARWANI et al. 2024 Electronics and Communication Engineering
PDF Unavailable
1X3 ROUTER RTL & UVM TESTBENCH
MOHARIL ABOLI et al. 2023 Electronic and Telecommunication (VLSI BASED)
PDF Unavailable
ASIC Implementation Of PULP RISC-V Core
Anirudh Rao M et al. 2022 Electronics and Communication Engineering
PDF Unavailable
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERS
Shankar R et al. 2021 Electronics and Communication Engineering
PDF Unavailable
Metastability Mitigation & Error Masking of Flip-Flop
APARNA et al. 2020 Electronics & Communication
PDF Unavailable
LVDS Design for High speed Application
Atharvan Boxey et al. 2020 Electronics
PDF Unavailable
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA board
Ms. Pooja Bcahhav et al. 2019 Elctronics and telecommunication engineering
PDF Unavailable
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGY
E.VENU BHAGIRATH et al. 2019 ELECTRONICS AND COMMUNICATION ENGINEERING
PDF Unavailable
A Review on Dysarthria speech disorder
Yogita S. Mahadik et al. 2019 electonics and telecommunication
PDF Unavailable