Novel Approach to Design Ternary D- flip flop using FGMOS

May 2016
Vol-2, Issue-3
Paper ID: 2322
ISSN: 2395-4396
Downloads: 0

Abstract & Details

Research Area
VLSI system design
Keywords
MIFGMOS (Multi Input Floating Gate MOS) FGMOS (Floating Gate MOS) Ternary logic NAND gate D- flip flop
Abstract
In this paper ternary logic is combined with FGMOS (Floating Gate MOS), due to the controllability property of the FGMOS it becomes more compatible with ternary logic as threshold voltage can be adjusted. In this paper, ternary D-flip flop is designed using FGMOS. For this, ternary NAND gates are used, they are designed by using two different methods. Then transistor count is compared for both methods. Using this, number of transistors used per circuit decreases, so the chip area will be lesser and also there will be decrease in power dissipation. This proposed work is designed with the help of tanner tool version 13.0.

Author Information

# Name Institute / Affiliation
1 Ms. Rinku Parmar Gtu Pg School, Ahmedabad, Gujarat

How to Cite

Use the following formats to cite this article in your research.

APA Style
Parmar, Ms. Rinku (2016). Novel Approach to Design Ternary D- flip flop using FGMOS. International Journal of Advance Research and Innovative Ideas In Education, 2(3), 1027-1031.
MLA Style
Parmar, Ms. Rinku. "Novel Approach to Design Ternary D- flip flop using FGMOS." International Journal of Advance Research and Innovative Ideas In Education, vol. 2, no. 3, 2016, pp. 1027-1031.
IEEE Style
Ms. Rinku Parmar, "Novel Approach to Design Ternary D- flip flop using FGMOS," International Journal of Advance Research and Innovative Ideas In Education, vol. 2, no. 3, pp. 1027-1031, 2016.
Vancouver Style
Parmar Ms. Rinku. Novel Approach to Design Ternary D- flip flop using FGMOS. International Journal of Advance Research and Innovative Ideas In Education. 2016;2(3):1027-1031.
Harvard Style
Parmar, Ms. Rinku (2016) 'Novel Approach to Design Ternary D- flip flop using FGMOS', International Journal of Advance Research and Innovative Ideas In Education, 2(3), pp. 1027-1031.
Chicago Style
Parmar, Ms. Rinku. "Novel Approach to Design Ternary D- flip flop using FGMOS." International Journal of Advance Research and Innovative Ideas In Education 2, no. 3 (2016): 1027-1031.
Turabian Style
Parmar, Ms. Rinku. "Novel Approach to Design Ternary D- flip flop using FGMOS." International Journal of Advance Research and Innovative Ideas In Education 2, no. 3 (2016): 1027-1031.

Export Citation

Related Research

Design Analysis and Implementation of Two Stage Operational Amplifier
RAJ KESARWANI et al. 2024 Electronics and Communication Engineering
PDF Unavailable
1X3 ROUTER RTL & UVM TESTBENCH
MOHARIL ABOLI et al. 2023 Electronic and Telecommunication (VLSI BASED)
PDF Unavailable
ASIC Implementation Of PULP RISC-V Core
Anirudh Rao M et al. 2022 Electronics and Communication Engineering
PDF Unavailable
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERS
Shankar R et al. 2021 Electronics and Communication Engineering
PDF Unavailable
Metastability Mitigation & Error Masking of Flip-Flop
APARNA et al. 2020 Electronics & Communication
PDF Unavailable
DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL
MEENAKSHI TIWARI 2020 Electronics & Communication Engineering
PDF Unavailable
LVDS Design for High speed Application
Atharvan Boxey et al. 2020 Electronics
PDF Unavailable
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA board
Ms. Pooja Bcahhav et al. 2019 Elctronics and telecommunication engineering
PDF Unavailable
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGY
E.VENU BHAGIRATH et al. 2019 ELECTRONICS AND COMMUNICATION ENGINEERING
PDF Unavailable