Error Amplifier design for a Closed Loop Class-D Amplifier
Abstract & Details
Research Area
Analog design, Electronic engineering
Keywords
Operational Amplifier
Error amplifier
Cascode
Telescopic cascode
Folded Cascode
analog design
Class D
Abstract
This paper presents the error amplifier stage design used in the control loop of an integrated Class D audio amplifier and its performance, especially towards EMC, CMRR and PSRR. The entire amplifier is designed using gpdk_090, a generic 90 nm CMOS process design kit. The input stage is biased with 1.8 V and common mode voltage is around 1.66 V. The error amplifier should have a DC gain of 78 dB and the unity gain frequency should be above 80 Mhz. Conducted emissions requirements are taken from the EN55032 standard. Three well-known topologies are compared which are the Two-stage op-amp, Telescopic and Folded Cascode op-amp. Simulations and layout modeling are carried out in Cadence Virtuoso ADE XL
License
This work is licensed under a Creative
Commons
Attribution-ShareAlike 4.0 International License.
Author Information
| # | Name | Institute / Affiliation |
|---|---|---|
| 1 | H. Voaraniaina Andriamihaminjaka | Doctoral School of Science and Technics of Engineering and Innovation, University of Antananarivo, Madagascar |
| 2 | Rastefano Elisée | Doctoral School of Science and Technics of Engineering and Innovation, University of Antananarivo, Madagascar |
How to Cite
Use the following formats to cite this article in your research.
APA Style
Andriamihaminjaka, H. Voaraniaina & Elisée, Rastefano (2022). Error Amplifier design for a Closed Loop Class-D Amplifier. International Journal of Advance Research and Innovative Ideas In Education, 8(3), 1812-1819.
MLA Style
Andriamihaminjaka, H. Voaraniaina, and Rastefano Elisée. "Error Amplifier design for a Closed Loop Class-D Amplifier." International Journal of Advance Research and Innovative Ideas In Education, vol. 8, no. 3, 2022, pp. 1812-1819.
IEEE Style
H. Voaraniaina Andriamihaminjaka and Rastefano Elisée, "Error Amplifier design for a Closed Loop Class-D Amplifier," International Journal of Advance Research and Innovative Ideas In Education, vol. 8, no. 3, pp. 1812-1819, 2022.
Vancouver Style
Andriamihaminjaka H. Voaraniaina, Elisée Rastefano. Error Amplifier design for a Closed Loop Class-D Amplifier. International Journal of Advance Research and Innovative Ideas In Education. 2022;8(3):1812-1819.
Harvard Style
Andriamihaminjaka, H. Voaraniaina & Elisée, Rastefano (2022) 'Error Amplifier design for a Closed Loop Class-D Amplifier', International Journal of Advance Research and Innovative Ideas In Education, 8(3), pp. 1812-1819.
Chicago Style
Andriamihaminjaka, H. Voaraniaina and Rastefano Elisée. "Error Amplifier design for a Closed Loop Class-D Amplifier." International Journal of Advance Research and Innovative Ideas In Education 8, no. 3 (2022): 1812-1819.
Turabian Style
Andriamihaminjaka, H. Voaraniaina and Rastefano Elisée. "Error Amplifier design for a Closed Loop Class-D Amplifier." International Journal of Advance Research and Innovative Ideas In Education 8, no. 3 (2022): 1812-1819.
Related Research
ROBUST BALANCE CONTROL OF TWO-WHEELED BICYCLES A COMPARATIVE STUDY OF H∞ LOOP SHAPING AND PID APPROACHES
PDF Unavailable
USING NEURAL NETWORKS TO PREDICT THREE-PHASE TRANSFORMER FAILURES BASED ON ELECTRICAL SIGNALS AND MECHANICAL VIBRATIONS
PDF Unavailable
APPLICATION OF VARIATIONAL QUANTUM CLASSIFIER IN FAULT CLASSIFICATION ON THREE-PHASE POWER TRANSMISSION LINE
PDF Unavailable
Review of Recent Advances in Solar Energy Technology
PDF Unavailable
Analytical Sizing and Layout of a High-Gain CMOS Comparator for Mixed-Signal Applications
PDF Unavailable
Daul power generation by using solar and windmill generator
PDF Unavailable