A Novel A Novel & Fast Design Structure of Carry Select Adder

vlsi

The design of high speed processing system is increasing because of development of many applications in signal processing. Less amount of consumption of power and delay of time are necessary demands in many applications High speed adder architecture works an important part in many applications. In this paper, we design and implemented a new structure approach of CSA architecture. All architecture is verified with the help of 16, 32 and 64 bit adder circuits. Comparison is done with existing structure of adder and proves the efficiency of our proposed design. In this paper, we also design an architecture that performs high speed addition using modified excess-1 converter (BEC) in carry select adder. These designs are implemented on Xilinx device family

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.