PERFORMANCE IMPROVEMENT TECHNIQUE IN DIVIDE-BY-2/3 COUNTER USING STATIC FLIP-FLOP

May 2019
Vol-5, Issue-3
Paper ID: 10376
ISSN: 2395-4396
Downloads: 0

Abstract & Details

Research Area
vlsi
Keywords
Static Flip Flop Divide-By-2/3 Counter Pre scalar
Abstract
- In modern low power VLSI Circuits, power consumption is a very important and critical task for their applications. Optimization of the power at the logic level is one of the most important tasks to minimize power. Hence, power consumption and performance has been analyzed for counter design. Here, the number of transistors used has been reduced. In the previous design, an AND gate is used in the counter design, that produces the delay in the Flip-flop. In the proposed design, to increase the performance of the counter, the AND gate is replaced by switching transistors to reduce the delay and also shows better power consumption, less number of transistors are used and it is simulated using Tanner EDA

Author Information

# Name Institute / Affiliation
1 S.MUNAF SRI RAMAKRISHNA INSTITUTE OF TECHNOLOGY
2 Dr. A.BHARATHI BIT
3 Dr. A.N.Jayanthi SRI RAMAKRISHNA INSTITUTE OF TECHNOLOGY

How to Cite

Use the following formats to cite this article in your research.

APA Style
S.MUNAF, A.BHARATHI, Dr., & A.N.Jayanthi, Dr. (2019). PERFORMANCE IMPROVEMENT TECHNIQUE IN DIVIDE-BY-2/3 COUNTER USING STATIC FLIP-FLOP. International Journal of Advance Research and Innovative Ideas In Education, 5(3), 952-960.
MLA Style
S.MUNAF, et al. "PERFORMANCE IMPROVEMENT TECHNIQUE IN DIVIDE-BY-2/3 COUNTER USING STATIC FLIP-FLOP." International Journal of Advance Research and Innovative Ideas In Education, vol. 5, no. 3, 2019, pp. 952-960.
IEEE Style
S.MUNAF, Dr. A.BHARATHI, and Dr. A.N.Jayanthi, "PERFORMANCE IMPROVEMENT TECHNIQUE IN DIVIDE-BY-2/3 COUNTER USING STATIC FLIP-FLOP," International Journal of Advance Research and Innovative Ideas In Education, vol. 5, no. 3, pp. 952-960, 2019.
Vancouver Style
S.MUNAF, A.BHARATHI Dr., A.N.Jayanthi Dr.. PERFORMANCE IMPROVEMENT TECHNIQUE IN DIVIDE-BY-2/3 COUNTER USING STATIC FLIP-FLOP. International Journal of Advance Research and Innovative Ideas In Education. 2019;5(3):952-960.
Harvard Style
S.MUNAF, A.BHARATHI, Dr., & A.N.Jayanthi, Dr. (2019) 'PERFORMANCE IMPROVEMENT TECHNIQUE IN DIVIDE-BY-2/3 COUNTER USING STATIC FLIP-FLOP', International Journal of Advance Research and Innovative Ideas In Education, 5(3), pp. 952-960.
Chicago Style
S.MUNAF, Dr. A.BHARATHI, and Dr. A.N.Jayanthi. "PERFORMANCE IMPROVEMENT TECHNIQUE IN DIVIDE-BY-2/3 COUNTER USING STATIC FLIP-FLOP." International Journal of Advance Research and Innovative Ideas In Education 5, no. 3 (2019): 952-960.
Turabian Style
S.MUNAF, Dr. A.BHARATHI, and Dr. A.N.Jayanthi. "PERFORMANCE IMPROVEMENT TECHNIQUE IN DIVIDE-BY-2/3 COUNTER USING STATIC FLIP-FLOP." International Journal of Advance Research and Innovative Ideas In Education 5, no. 3 (2019): 952-960.

Export Citation

Related Research

Design and Simulation of Boost Converter Using MOSFET and Diode in LTSpice
SWAPNIL SANJAY BAFANA 2026 ENGINEERING
PDF Unavailable
Smart Gesture-Based Home Security System using GSM Technology
Palak Ambule et al. 2026 Electronics & Communication Engineering
PDF Unavailable
Design and Performance Evaluation of a 2×2 Circular Microstrip Patch MIMO Antenna Array for Sub-6 GHz 5G Applications
M Manaswi et al. 2026 Electronics and Communication Engineering
PDF Unavailable
DESIGN AND PERFORMANCE ANALYSIS OF FREQUENCY RECONFIGURABLE PLANAR MONOPOLE ANTENNAS FOR WIRELESS APPLICATIONS
Dr.Chetan S et al. 2025 ELECTRONICS AND COMMUNICATION ENGINEERING
PDF Unavailable
BI-DIRECTIONAL WIRELESS CHARGING SYSTEM FOR EV
ABISHEK M et al. 2025 ELECTORNICE AND COMMUNICATION ENGINEERING
PDF Unavailable
Robust And Efficient Phase Estimation in legged Robots Via Signal Imaging And Deep Neural Networks
Jayadevappa R.S et al. 2025 Electronics and Communication Engineering
PDF Unavailable