Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation - S.neelima; Ranjitha, B.G; B.varun; Rao, Ch. Chandar (International Journal of Advance Research and Innovative Ideas In Education, 2019)