High Speed Low-Power Gate Level Synchronous Full Adder Designs - R, sreenivasa; B, Dr.Siddesh K; S, Prof.Chetan; S, Vinay M; R, Gagan H; T, Manjunatha (International Journal of Advance Research and Innovative Ideas In Education, 2025)